The FMC217 is an FPGA Mezzanine Carrier (FMC) per VITA 57 specification. The board has a dual channel ADC and single channel DAC.
The FMC217 utilizes TI ADC12DJ3200 ADC (with option forADC12DJ2700 or ADC12DJ1600) providing 12-bit conversion rates of up to 6.4 GSPS and a DAC AD9164 (option for AD9162) providing 16-bit conversion rates of up to 12 GSPS. The ADC in non-interleaving mode can have two separate inputs each at 3.2 GSPS.
The analog input/output, clock and trigger interfaces of the FMC217 are routed via SSMC connectors. The internal clock frequency is programmable and the clock is capable of locking to an external reference.
Option for ADC12DJ270 or ADC12DJ1600
8 JESD204B lanes from the ADC is routed to the FMC
12-bit at 6.4 GSPS
Wide full power bandwidth supports IF sampling of signals up to 6 GHz
FPGA Mezzanine Card (FMC) per VITA 57
Excellent dynamic performance
Front panel interface includes CLK In, Trig In and Trig Out